Hello, now this FPGA has an open source project. It is known that it supports all package variants of ice40 1K to 8K, but I don't know whether it supports the dump bitstream of ice40 or whether it can mark the debugging connection point. Let me try it.